




P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY							
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^e	Q _g (Typ.)				
- 20	0.084 at V _{GS} = - 4.5 V	- 9.8					
	0.100 at V _{GS} = - 2.5 V	- 9.0					
	0.120 at V _{GS} = - 1.8 V	- 5.0	9.5 nC				
	0.155 at V _{GS} = - 1.5 V	- 2.0					
	0.495 at $V_{GS} = -1.2 \text{ V}$	- 0.5					

MICRO FOOT

Bump Side View



Device Marking: 8445 xxx = Date/Lot Traceability Code

Ordering Information: Si8445DB-T2-E1 (Lead (Pb)-free)

FEATURES


- TrenchFET[®] Power MOSFET
- Ultra Small 1.2 mm Length x 1 mm Width
- Ultra Thin 0.59 mm Height



ROHS

APPLICATIONS

- Portable Devices
 - Battery Management
 - Low Threshold Load Switch
 - Battery Protection



P-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	- 20	V		
Gate-Source Voltage		V _{GS}	± 5	v	
	T _C = 25 °C		- 9.8		
Continuous Proin Current /T 150 °C)	T _C = 70 °C		- 7.9		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	- 3.9 ^{a, b}		
	T _A = 70 °C		- 3.1 ^{a, b}	А	
Pulsed Drain Current	I _{DM}	- 10			
0 " 0 5 5 1 0 1	T _C = 25 °C	1	- 9.5		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	- 1.5 ^{a, b}		
	T _C = 25 °C		11.4		
Manipular Davier Dissipation	T _C = 70 °C	ь Г	7.3	10/	
Maximum Power Dissipation	T _A = 25 °C	P _D	1.8 ^{a, b}	W	
	T _A = 70 °C		1.1 ^{a, b}		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 150			
Package Reflow Conditions ^c	IR/Convection		260	- °C	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. t = 5 s.
- c. Refer to IPC/JEDEC (J-STD-020C), no manual or hand soldering.
- d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.
- e. Based on $T_C = 25$ °C.



THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{a, b}	R _{thJA}	55	70	°C/W			
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	8.5	11	7 0/**		

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 100 $^{\circ}\text{C/W}.$
- c. Case is defined as top surface of the package.

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static			•				
Drain-Source Breakdown Voltage	V _{DS}	V_{GS} = 0 V, I_D = - 250 μA	- 20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	$\Delta V_{DS}/T_J$ $I_D = -250 \mu A$		- 19		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_{J}$	1Β = - 250 μΑ		2.3		IIIV/ C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = -250 \mu A$	- 0.35		- 0.85	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5 \text{ V}$			± 100	nA	
Zava Cata Valtaga Drain Current	1	V _{DS} = - 20 V, V _{GS} = 0 V	-1		- 1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$			- 10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 5			Α	
		V _{GS} = - 4.5 V, I _D = - 1 A		0.070	0.084	Ω	
		V _{GS} = - 2.5 V, I _D = - 1 A		0.082	0.100		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 1.8 V, I _D = - 1 A		0.097	0.120		
		$V_{GS} = -1.5 \text{ V}, I_D = -0.7 \text{ A}$		0.115	0.155		
		$V_{GS} = -1.2 \text{ V}, I_D = -0.2 \text{ A}$		0.165	0.495		
Forward Transconductance ^a	g _{fs}	V _{DS} = - 10 V, I _D = - 1 A		6.5		S	
Dynamic ^b							
Input Capacitance	C _{iss}			700			
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		130		pF	
Reverse Transfer Capacitance	C _{rss}			80		1	
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -1 \text{ A}$		10.5	16		
Total date onlarge				9.5	15	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = 1 \text{ A}$		0.9			
Gate-Drain Charge	Q_{gd}			2.2			
Gate Resistance	R_g	$V_{GS} = -0.1 \text{ V, f} = 1 \text{ MHz}$		5.5		Ω	
Turn-On Delay Time	t _{d(on)}			11	20		
Rise Time	t _r	V_{DD} = - 10 V, R_L = 10 Ω		25	40	ns	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ - 1 A, $V_{GEN}=$ - 4.5 V, $R_g=$ 1 Ω		37	55		
Fall Time	t _f			10	15		






SPECIFICATIONS T _J = 25 °C, unless otherwise noted								
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Drain-Source Body Diode Characteristi	Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 9.5	Α		
Pulse Diode Forward Current	I _{SM}				- 10			
Body Diode Voltage	V_{SD}	I _S = - 1 A, V _{GS} = 0 V		- 0.7	- 1.2	V		
Body Diode Reverse Recovery Time	t _{rr}			25	50	ns		
Body Diode Reverse Recovery Charge	Q_{rr}	I _F = - 1 A, dl/dt = 100 A/μs, T _{.1} = 25 °C		10	20	nC		
Reverse Recovery Fall Time	t _a	1 - 1 A, απαι		9		ns		
Reverse Recovery Rise Time	t _b			16		110		

Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Gate Charge




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient

VISHAY

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Foot

VISHAY.

PACKAGE OUTLINE

MICRO FOOT: 4-BUMP (2 x 2, 0.5 mm PITCH)






Recommended Land



Mark on Backside of die



Notes (Unless otherwise specified):

- 1. All dimensions are in millimeters.
- 2. Four (4) solder bumps are lead (Pb)-free 95.5Sn/3.8Ag/0.7Cu with diameter \varnothing 0.30 to 0.32 mm.
- 3. Backside surface is coated with a Ti/Ni/Ag layer.
- 4. Non-solder mask defined copper landing pad.
- 5. is location of pin 1.

Dim.		Millimeters ^a		Inches			
	Min.	Nom.	Max.	Min.	Nom.	Max.	
Α	0.510	0.550	0.590	0.0201	0.0217	0.0232	
A ₁	0.220	0.250	0.280	0.0087	0.0098	0.0110	
A ₂	0.290	0.300	0.310	0.0114	0.0118	0.0122	
b	0.300	0.310	0.320	0.0118	0.0122	0.0126	
е	0.500			0.0197			
s ₁	0.330	0.340	0.350	0.0130	0.0134	0.0138	
s ₂	0.230	0.240	0.250	0.0090	0.0094	0.0098	
D	0.960	0.980	1.000	0.0378	0.0388	0.0394	
E	1.160	1.180	1.200	0.0457	0.0465	0.0472	

Notes:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?69984.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000