SN74SSTV32867-EP 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND LVCMOS OUTPUTS

SCES664-SEPTEMBER 2006

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 85°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus+™ Family
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated DIMM Load
- Supports SSTL_2 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 26-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.

The SN74SSTV32867-EP operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	LFBGA – GKE	Tape and reel	CSSTV32867SGKEREP	S867EP	

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



GKE PACKAGE (TOP VIEW) 1 2 3 4 5 6 00000 00000 В 00000 С 00000 D 00000 Е 00000 00000 G 00000 Н 00000 00000 Κ 00000 00000 00000 Ν 00000 Ρ 00000 R Т 00000


				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	1	2	3	4	5	6
Α	D1	V _{CC}	GND	V_{DDQ}	Q1	Q2
В	D3	D2	V_{REF}	GND	Q3	Q4
С	D5	D4	NC	GND	Q5	Q6
D	D7	D6	GND	V_{DDQ}	Q7	Q8
Е	D9	D8	V_{CC}	GND	Q9	V_{DDQ}
F	D11	D10	GND	V_{DDQ}	Q10	GND
G	D13	D12	V_{CC}	V_{DDQ}	Q12	Q11
Н	D15	D14	GND	GND	GND	Q13
J	CLK	NC	GND	GND	GND	Q14
K	CLK	RESET	V _{CC}	V_{DDQ}	Q15	Q16
L	D16	D17	GND	V_{DDQ}	Q17	GND
М	D18	D19	V_{CC}	GND	Q18	V_{DDQ}
Ν	D20	D21	GND	V_{DDQ}	Q20	Q19
Р	D22	D23	NC	GND	Q22	Q21
R	D24	D25	NC	GND	Q24	Q23
Т	D26	V _{CC}	GND	V_{DDQ}	Q26	Q25

TERMINAL ASSIGNMENTS

FUNCTION TABLE

	INPUTS								
RESET	CLK	CLK	D	Q					
Н	1	\downarrow	Н	Н					
Н	\uparrow	\downarrow	L	L					
Н	L or H	L or H	Χ	Q_0					
L	X or floating	X or floating	X or floating	L					

LOGIC DIAGRAM (POSITIVE LOGIC)



SN74SSTV32867-EP 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND LVCMOS OUTPUTS

SCES664-SEPTEMBER 2006

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} or V _{DDQ}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	$V_{DDQ} + 0.5$	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{DDQ}$		±50	mA
Io	Continuous output current	$V_O = 0$ to V_{DDQ}		±50	mA
	Continuous current through each V _{CC} , V	V _{DDQ} , or GND		±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			40	°C/W
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This value is limited to 3.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		V_{DDQ}		2.7	V
V_{DDQ}	Output supply voltage		2.3		2.7	V
V_{REF}	Reference voltage (V _{REF} = V _{DDQ} /2)		1.15	1.25	1.35	V
V _{TT}	Termination voltage	V _{REF} – 40 mV	V_{REF}	V _{REF} + 40 mV	V	
V _I	Input voltage		0		V _{CC}	V
V _{IH}	AC high-level input voltage	Data input	V _{REF} + 310 mV			V
V_{IL}	AC low-level input voltage	Data input			V _{REF} – 310 mV	V
V_{IH}	DC high-level input voltage	Data input	V _{REF} + 150 mV			V
V_{IL}	DC low-level input voltage	Data input			V _{REF} – 150 mV	V
V _{IH}	High-level input voltage	RESET	1.7			V
V _{IL}	Low-level input voltage	RESET			0.7	V
V _{ICR}	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
$V_{I(PP)}$	Peak-to-peak input voltage	CLK, CLK	360			mV
I _{OH}	High-level output current				-8	mA
I _{OL}	Low-level output current				8	mA
T _A	Operating free-air temperature		-40		85	°C

⁽¹⁾ The RESET input of the device must be held at V_{CC} or GND to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74SSTV32867-EP 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND LVCMOS OUTPUTS

SCES664-SEPTEMBER 2006



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}		$I_{I} = -18 \text{ mA}$		2.3 V			-1.5	V
\/		$I_{OH} = -100 \mu A$		2.3 V to 2.7 V	$V_{DDQ} - 0.2$			V
V _{OH}		$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			V
V _{OL}		$I_{OL} = 100 \mu A$	I _{OL} = 100 μA				0.2	V
VOL		$I_{OL} = 8 \text{ mA}$	2.3 V 0.4		-1.5 V _{DDQ} - 0.2 1.7 0.2 0.45 ±5	0.45		
I_{\parallel}	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
	Static standby	RESET = GND					40	μΑ
I _{CC}	Static operating	$\overline{RESET} = V_{CC},$ $V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	I _O = 0	2.7 V			95	mA
	Dynamic operating – clock only	$\label{eq:RESET} \begin{split} \overline{\text{RESET}} &= V_{\text{CC}}, \\ V_{\text{I}} &= V_{\text{IH}(\text{AC})} \text{ or } V_{\text{IL}(\text{AC})}, \\ \text{CLK and CLK switching,} \\ 50\% \text{ duty cycle} \end{split}$				44		μΑ/MHZ
I _{CCD}	Dynamic operating – per each data input	RESET = V _{CC} , V _I = V _{IH(AC)} or V _{IL(AC)} , CLK and CLK switching, 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	I _O = 0	2.5 V		5		μΑ/clock MHz/ D input
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$			3.5			
$C_{I}^{(2)}$	CLK, CLK	V _{ICR} = 1.25 V,	V _{I(PP)} = 360 mV	2.5 V		4.5		pF
	RESET	$V_I = V_{CC}$ or GND				5		

⁽¹⁾ All typical values are at V_{CC} = 2.5 V, T_A = 25°C. (2) Measured with 50-MHz input frequency

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 2.5 ± 0.2 V			UNIT	
				MIN	MAX			
f _{clock}	Clock frequen	су				200	MHz	
t _w	Pulse duration	1	CLK, CLK high or low	ow 2.5			ns	
t _{act}	Differential inp	ential inputs active time ⁽¹⁾					ns	
t _{inact}	Differential inp	outs inactive time(2)			22		ns	
	Catua tima	Fast slew rate (3)(4)	Data before CLK↑,	1.0				
t _{su}	Setup time	Slow slew rate ⁽⁴⁾⁽⁵⁾	CLK↓	1.5			ns	
	Hold time	Fast slew rate ⁽³⁾⁽⁴⁾	Data after CLK↑, CLK↓	1.0	1.0		20	
t _h	noia time	Slow slew rate ⁽⁴⁾⁽⁵⁾	Data after CLK↑, CLK↓	1.5			ns	

 ⁽¹⁾ Data inputs must be low a minimum time of t_{act} min, after RESET is taken high.
 (2) Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{inact} min, after RESET is taken low.

⁽³⁾ Data signal input slew rate ≥ 1 V/ns

⁽⁴⁾ CLK, CLK input slew rates are ≥ 1 V/ns.

⁽⁵⁾ Data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns



SN74SSTV32867-EP 26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND LVCMOS OUTPUTS

SCES664-SEPTEMBER 2006


Switching Characteristics

over recommended operating free-air temperature range, $V_{REF} = V_{DDQ}/2$ and $C_L = 30$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2 ± 0.2	2.5 V ! V	UNIT
	(INPOT)	(001F01)	MIN	MAX	
f _{max}			200		MHz
t _{pd}	CLK and CLK	Q		5.5	ns
t _{PHL}	RESET	Q		5.2	ns



PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 310$ mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms





ti.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CSSTV32867SGKEREP	ACTIVE	LFBGA	GKE	96	1000	TBD	SNPB	N / A for Pkg Type
V62/06676-01XE	ACTIVE	LFBGA	GKE	96	1000	TBD	SNPB	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74SSTV32867-EP:

Catalog: SN74SSTV32867

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSSTV32867SGKEREP	LFBGA	GKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSSTV32867SGKEREP	LFBGA	GKE	96	1000	346.0	346.0	41.0

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated